





Sheet 1 of ATTY. DOCKET NO. SERIAL NO. Form PTO-1449 U.S. DEPARTMENT OF COMMERCE 09/967;800 00 8 01 P 11902 US PATENT AND TRADEMARK OFFICE (REV. 8-83) **INTECH 3.0-013** INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) **EXAMINER** APPLICANT Not Yet Assigned. Joerg Vollrath GROUP FILING DATE 2185 2114 September 28, 2001. **U. S. PATENT DOCUMENTS** FILING DATE SUB-**CLASS** REF DOCUMENT DATE NAME RECEIVED APPROPRIATE Examiner NUMBER INITIAL MAR 1 2 2402 Technology Center 2100 **FOREIGN PATENT DOCUMENTS** SUB-TRANSLATION DOCUMENT DATE COUNTRY **CLASS** REF **CLASS** NUMBER YES NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Joerg Vollrath and Randall Rooney, "Pseudo Fail Bit Map Generation for RAMs during Component Test and Burn-In in a Manufacturing Environment," Test Conference, 2001. Proceedings. Int'l, IEEE, pp. 768-775, (Oct. 30 – Nov. 1, 2001). Α Jorg Vollrath, Ulf Lederer, and Thomas Hladschik, "Compressed Bit Fail Maps for Memory Fail Pattern Classification," European Test Workshop, 2000. Proceedings. IEEE, pp. 125-130, (May 23-26, 2000). В Bull U.S. Patent Application No. 09/455,855, filed December 7, 1999, entitled "Efficient Bit Fail Map С BM Compression Strategy". U.S. Patent Application No. 09/931,125, filed August 16, 2001, entitled "Pseudo Fail Bit Map Generation For RAMs During Component Test and Burn-In In A Manufacturing Environment".

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line thr ugh citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

355057_1.DOC

EXAMINER